

REMARKS

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated October 14, 2009 has been received and its contents carefully reviewed.

Claims 4 and 19 are hereby amended and claims 1-3, 6 and 24-25 were previously cancelled. No new matter is added. Accordingly, claims 4-5 and 7-23 are currently pending. Reexamination and reconsideration of the pending claims are respectfully requested.

In the Office Action, claims 4, 5, 7-10, 19 and 20-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inukai (U.S. Pub. No. 2002/0000576, hereinafter referred to as “Inukai”) in view of Tanada (US Patent 6,909,409, hereinafter referred to as Tanada), and claims 11-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inukai in view of Tanada and further in view of Komiya (U.S. Patent No. 6,924,602, hereinafter referred to as “Komiya”).

Applicants respectfully submit that independent claims 4 and 19 are allowable over Inukai, Tanada and Komiya and reconsideration is respectfully requested.

Claim 4 recites an electro-luminescence display device, having a combination of elements comprising, for example, “electro-luminescence cells arranged in a matrix type at crossings of gate lines and data lines; a supply voltage line for supplying a driving voltage to the electro-luminescence cells; driving circuits for controlling a current applied from the driving voltage of the supply voltage line to the electro-luminescence cells in response to video signals, wherein each of driving circuit includes a first driving circuit and a second driving circuit which are formed at horizontal lines different from each other; and control circuits for applying the video signals to the driving circuits, wherein each of the control circuits is directly connected between the data line and the supply voltage line and is controlled by one of the gate lines, and wherein each of the control circuits is positioned between the first driving circuit and the second driving circuit so that the control circuit supplies the video signal to the first driving circuit and the second driving circuit”.

Claim 19 recites an electro-luminescence display device, having a combination of elements comprising, for example, “a plurality of pixels arranged in a matrix type; a plurality of


data lines for applying video signals to the pixels; a plurality of gate lines crossing the data lines, wherein each of the gate lines is shared with the pixels positioned adjacently to each other at the upper and lower sides of the gate line; electro-luminescence cells provided for each pixel; a supply voltage line for supplying a driving voltage to the electro-luminescence cells; driving circuits for applying a current corresponding to the video signals to the electro-luminescence cells in response to the video signals, wherein each of driving circuit includes a first driving circuit and a second driving circuit which are formed at horizontal lines different from each other; and control circuits for applying the video signals to the driving circuits, wherein each of the control circuits is directly connected between the data line and the supply voltage line and is controlled by one of the gate lines, and wherein each of the control circuits is positioned between the first driving circuit and the second driving circuit so that the control circuit supplies the video signal to the first driving circuit and the second driving circuit”.

Any one of Inukai, Tanada and Komiya fails to describe, expressly or inherently at least the above features of the claimed invention.

In particular, none of Inukai, Tanada and Komiy discloses that a first driving circuit and a second driving circuit are formed at horizontal lines different from each other, each of the control circuits is directly connected between the data line and supply voltage line, and is positioned between the first driving circuit and the second driving circuit so that the control circuit supplies the video signal to the first driving circuit and the second driving circuit.


As shown in figure 6 of the claimed invention, the first driving circuit (upper side driving circuit, 50) and the second driving circuit (lower side driving circuit, 50) are formed at horizontal lines different from each other, the control circuit (52) of the claimed invention is directly connected between the data line (DL) and supply voltage line (VDD) and is positioned between the first driving circuit (the driving circuit 50 positioned at the upper side of the control circuit 52) and the second driving circuit (the driving circuit 50 positioned at the lower side of the control circuit 52) so that the control circuit (52) supplies the video signal to the first driving circuit (50) and the second driving circuit (50).

[Fig. 6 of the claimed invention]



On the other hand, Tanada discloses a pixel selecting portion (113) having a function of outputting an image signal inputted from the source signal line to only one of the first switching TFT (101) of the pixel A and the second switching TFT (102) of the pixel B which are formed at vertical lines different from each other.


[Fig. 1B of Tanada]



As known from a comparison between the claimed invention and the Tanada, there are some technical differences in that the control circuit (152) of the claimed invention controls the first and second driving circuit (50, 50) which are formed at horizontal lines different from each other but the pixel selecting portion (113) of Tanada outputs an image signal from the source signal line (110) to only one of the first switching TFT (101) of the pixel A and the second switching TFT (102) of the pixel B which are formed at vertical lines different from each other. Furthermore, Tanada fails to disclose the construction of the control circuit (52) directly connected between the data line (DL) and the supply voltage line (VDD) and controlled by one gate line. As such Tanada teaches away from the technical features of the claimed invention.

On the other hand, Inukai discloses the pixel circuit comprising a first switching TFT (106), a second switching TFT (105), an erasing TFT (107) a driving TFT (108), a capacitor (109), and an EL element (110). In the Inukai, constructional elements directly connected between the data line (Sj) and the power line (Vj) are the first and second TFTs (106, 105) and the erasing TFT (107). However, they (105, 106, 107) cannot supply any video signal from the data line to two driving circuit. They (105, 106, 107) can supply the video signal to one driving circuit (108) corresponding to the same horizontal line.

[Fig. 3 of Inukai]



Accordingly, the pixel selecting portion (113) of Tanada cannot be combined with the pixel driving circuit of Inukai because none of Tanada and Inukai teaches the technical features of the claimed invention.

Accordingly, Applicants respectfully submit that claims 4 and 19, and claims 5, 7-18 and 20-23 which respectively depend from claim 4 and 19, are allowable over Inukai, Tanada and Komiya, because none of them teaches, either expressly or inherently, at least these features of the claimed invention

Applicants believe the foregoing amendments and remarks place the application in condition for allowance and early, favorable action is respectfully solicited.

If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911.

Application No.: 10/825,357
Response dated January 14, 2010
Reply to Office Action dated October 14, 2009

Docket No.: 8733.1031.00

Please credit any overpayment to deposit Account No. 50-0911.

Dated: January 14, 2010

Respectfully submitted,

By: /Valerie P. Hayes/

Valerie P. Hayes

Registration No.: 53,005

McKENNA LONG & ALDRIDGE LLP

1900 K Street, N.W.

Washington, DC 20006

(202) 496-7500

Attorneys for Applicant